A workaround for now is to add the pcb::skip-drc attribute to the outline layer.
Maybe the fix is to just do this by default on new boards?
A workaround for now is to add the pcb::skip-drc attribute to the outline layer.
Maybe the fix is to just do this by default on new boards?